

11/21/00
JC772 U.S. PTO

LAW OFFICE
DINESH AGARWAL, P.C.

SUITE 330
5350 SHAWNEE ROAD
ALEXANDRIA, VIRGINIA 22312

TELEPHONE: 703-642-9400
FACSIMILE: 703-642-9402
E-MAIL: da@patentidea.com

JC893 U.S. PTO
09/716462
11/21/00

PATENT, TRADEMARK,
COPYRIGHT AND RELATED MATTERS

DINESH AGARWAL

BARBARA A. FISHER
OF COUNSEL

www.patentidea.com
1-888-455-IDEA(4332)

Attorney Docket No.: US 1233/00

November 21, 2000

Honorable Commissioner of Patents
and Trademarks
Washington, D.C. 20231

Dear Sir:

Enclosed please find new patent application for filing as identified below:

Inventor(s): Robert D. ODEN

Title: METHOD AND APPARATUS FOR PACKET ORDERING IN A DATA
PROCESSING SYSTEM

Drawings: Four (4) Sheets Depicting Figures 1-4

Small Entity
(Verified Statement Attached)

Other

Basic Fee ----- \$ 710.00

Basic Fee ----- \$

___ Claims over 20 x \$9.00----- \$

___ Claims over 20 x \$22.00 \$

___ Independent claims over
3 x \$40.00----- \$

___ Independent claims over
3 x \$80.00----- \$

___ Multiple dependent claims
\$130.00----- \$

___ Multiple dependent claims
\$260.00----- \$

TOTAL FILING FEE \$ 710.00

TOTAL FILING FEE \$


X A claim for priority is made based on U.S. Provisional Application Serial No. 60/228,463, filed August 29, 2000.

 Charge fees to Deposit Account No. 01-0433.

X A check in the amount of \$ 710.00 is attached hereto to cover the filing fee. The Commissioner is hereby authorized to charge any deficiencies to Deposit Account No.01-0433.

X This application is being filed under Rule 53(b) (unexecuted).

Respectfully submitted,



Dinesh Agarwal
Attorney for Applicant(s)
Reg. No. 31,809

Law Office - Dinesh Agarwal, P.C.
5350 Shawnee Road, Suite 330
Alexandria, Virginia 22312
Telephone: (703) 642-9400
Fax: (703) 642-9402

DA/va

UNITED STATES OF AMERICA**TITLE: METHOD AND APPARATUS FOR PACKET ORDERING IN A
DATA PROCESSING SYSTEM**

5

FIELD OF THE INVENTION

This invention relates to data processing systems, and more particularly to a method and system for ordering packets in a multi-processor system.

10 **BACKGROUND OF THE INVENTION**

Network processing at multi-gigabit data rates, for example at oc-192 or higher data rates, requires multiple multi-threaded processors. The number of processors in a multi-processor system is limited by current integrated circuit technology. Network processing at multi-gigabit data rates requires packet
15 buffering to be done internal to the network processor. The amount of embedded memory is also limited by current integrated circuit technology. In order to properly process multiple packets in a multi-processor system, strict packet ordering between the incoming and outgoing packet path must be maintained. The problem is to maximize the number of processors and
20 minimize the number of packet buffers required while ensuring strict packet order.

A number of approaches to this problem have been attempted in the art. One approach involves removing packets from the processors in the order of
25 completion. The packets are buffered until processing of the earlier packets is completed. This approach suffers from a number of drawbacks, which include increased internal memory requirements, increased routing resource requirements, and additional operations to move data.

A second approach known in the art involves allowing packets to remain
30 in processor memory until processing of the earlier packets is completed. This approach also suffers from a number of drawbacks which include increased internal memory requirements, increased packet routing resource requirements, and the problem of processor stalling and/or thread stalling
35 while waiting for the earlier packets to be processed.

Accordingly, there remains a need for a solution, which addresses the shortcomings and improves on the known approaches.

SUMMARY OF THE INVENTION

5 The present invention provides a method and system for packet ordering in a multi-processor data processing system.

10 According to one aspect of the invention, an ordering buffer is provided to maintain strict packet order in an environment where packets are not necessarily processed in order, and the buffering of packets occurs in on-chip processor memory. The ordering buffer contains a pointer and completion flag for each packet being processed or already processed but not released for output. The ordering buffer allows packet data to be read from the processor memory regardless of the completion order of processing the packet. A
15 packet is released for output in order when the processing of earlier packets has been completed.

20 Advantageously, processing of subsequent packets continues even if the processing of an earlier packet has not completed. The number of packets that can be processed ahead of an earlier packet is only limited by the number of entries in the ordering buffer.

25 The present invention provides an approach, which does not require additional memory to buffer completed packets while waiting for an earlier packet to complete.

30 In a first aspect, the present invention provides a system for processing multiple incoming data packets and outgoing data packets in a multi-processor data processing system, the system comprises: (a) means for inputting each of the incoming data packets in a specific order and means for assigning an ordering pointer to each of the packets of data, the ordering pointers being stored in an ordering buffer; (b) means for processing the incoming data packets; (c) means for setting a completion flag upon completion of processing of the associated incoming packet, and said
35 completion flag being stored in said ordering buffer with the ordering pointer associated with said incoming data packet; (d) means for outputting the

processed data packets after the associated completion flags have been set, the means for outputting being responsive to the ordering pointers associated with the incoming data packets so that the specific order of the incoming packets is maintained.

5

In another aspect, the present invention provides a method for processing multiple incoming data packets and outgoing packets in a multi-processor data processing system, the method comprises the steps of: (a) inputting each of the incoming data packets in a specific order and assigning
10 an ordering pointer; (b) processing each of the incoming data packets; (c) setting a completion flag for each of the incoming data packets upon completion of processing of the associated incoming packet; (d) outputting the processed incoming data packets after the associated completion flags have been set, the processed incoming packets being outputted based on the
15 ordering pointers associated with the incoming packets so that the specific order is maintained.

In a further aspect, the present invention provides a network processor for processing multiple incoming data packets and outgoing packets in a data
20 processing system, the system comprises: (a) an input component for inputting each of the incoming data packets in a specific order and a component for assigning an ordering pointer to each of the incoming data packets, the ordering pointers being stored in an ordering buffer; (b) one or more processor components for processing the incoming data packets; (c) a
25 component for setting a completion flag upon completion of processing of the associated incoming packet, and the completion flag being stored in the ordering buffer with the ordering pointer associated with the incoming data packet; (d) an output component for outputting the processed incoming
30 packets after the associated completion flags have been set, the output component being responsive to the ordering pointers associated with the incoming packets so that the specific order of the incoming packets is maintained for the output.

Other aspects and features of the present invention will become
35 apparent to those ordinarily skilled in the art upon review of the following

description of specific embodiments of the invention in conjunction with the accompanying figures.

BRIEF DESCRIPTION OF THE DRAWINGS

5 Reference will now be made to the accompanying drawings which show, by way of example, a preferred embodiment of the present invention, and in which:

10 Fig. 1 shows in block diagram form a multi-processor network processor according to the present invention;

 Fig. 2 shows in diagrammatic form operation of a distributor control module in a multi-processor environment according to the present invention;

15 Fig. 3 shows in diagrammatic form operation of a collector control module in a multi-processor environment according to the present invention;

 Fig. 4 shows in diagrammatic form operation of an ordering module in a multi-processor environment according to the present invention.

20

DESCRIPTION OF THE PREFERRED EMBODIMENT

 As shown in the accompanying Figs. 1 to 4, the system according to the present invention is directed to a multi-processor system.

25 Reference is first made to Fig. 1, which shows in diagrammatic form a multi-processor or pipeline network processor according to one aspect of the present invention. The network processor is indicated generally by reference 10. As shown in Fig. 1, the network processor 10 receives incoming packets from an input device 2. The network processor 10 processes the incoming
30 packets (i.e. data) and outputs outgoing packets, which are transmitted to an output device denoted generally by reference 4. The network processor 10 finds widespread application as will be apparent to those skilled in the art. For example, the incoming device 2 may comprise a POS-PHY physical device or HDIC controller and the outgoing device 4 may comprise a router switch
35 fabric. In another application for the processor 10, the incoming device 2

comprises a router switch fabric and the outgoing device 4 comprises a POS-PHY physical layer device.

As shown in Fig. 1, the network processor 10 according to the invention
5 comprises an input control and input queue module 12, a packet memory module 14, a distributor module 16, a series of packet processors (1 to N) denoted generally by reference 18, a collector module 20, an ordering module 22, and an output control and output queue module 24. The ordering module 22 includes an ordering buffer 26 (Fig.2) according to the invention. The
10 ordering module 22 controls the operation of the ordering buffer 26 as described in more detail below.

The ordering buffer 26 as shown in Fig. 2 comprises a contiguous number of memory locations or registers 28, shown individually as 28a, 28b to
15 28m. Each of the registers 28 stores a pointer which references the location of the data packet in the packet memory 14. Each of the memory locations or registers 28 also includes a register 30 for storing a complete flag which is associated with the data packet referenced by the pointer.

20 The pointers are written into the ordering buffer 26 and the complete flag is set in the order the processing of data packets is completed by individual packet processors 18. The location 28 of the pointer in the ordering buffer 26 is based on a sequence number. The distributor module 16 assigns a sequence number to the data packet when the packet is de-queued from
25 the incoming queue or buffer 12 (i.e. by the distributor module 16). The pointers stored in the ordering buffer 26 are then en-queued onto the outgoing queue or buffer 24 in sequential order after the complete flag is set for the associated data packet. It will be understood that each sequence number corresponds to a single entry in the ordering buffer 26, and that a sequence
30 number can only be used by one data packet at a time. When the incoming data packet is de-queued from the input queue 12, the packet is assigned a sequence number. When the processed data packet is en-queued onto the output queue or buffer 24, the sequence number is released into a pool of unassigned sequence numbers.

35

The operation of the network processor 10 with the ordering module 24 and the ordering buffer 26 is now described with reference to Figs. 2 to 4. In Figs. 2 to 4, the network processor 10 is depicted, and the operation, described in terms of a queuing layer interface 100, a dispatch layer 200, a processing layer interface 300, and a memory interface 400

The queuing layer interface 100 comprises an input data packet pointer queue 102 and output packet pointer queue 104.

10 The dispatch layer 200 in the network processor 10 comprises the ordering buffer 26 (as described above), a packet parsing module 202, a distributed load balancing module 204, a collection load balancing module 206, and a sequence number module 208.

15 The processing layer interface 300 comprises the packet processors 18a to 18N. As shown each of the packet processors 18 comprises a processor packet memory 302, a scheduled pointer queue 304, a free pointer queue 306, and a completed pointer queue 308.

20 The memory interface 400 comprises the packet memory 14. The interface 400 also includes a packet structure memory 402.

Reference is made to Fig. 2, which depicts the operation of the distributor module 16 (Fig. 1), and packet data write and packet statistics write operations. The distributor module 16 de-queues the packet pointer for the data packet from the input queue or buffer 12. The distributor module 16 then assigns the data packet a sequence number and copies the data packet into the processor memory 14 for processing by the packet processors 18.

30 Referring to Fig. 2, the distributor control module 16 de-queues the packet memory pointer from the input packet pointer queue 102 as indicated by path 201. The distributor module 16 selects one of the packet processors 18 based on load balancing as determined from the load balancing module 204 as indicated by path 203. Next, the distributor module 16 de-queues a pointer for the processor packet memory 302 as indicated by path 205. The pointer is de-queued from the free pointer queue 306 in the selected packet

processor 18a. The distributor module 16 then assigns the data packet a sequence number which is obtained from the sequence number module 208 as indicated by path 207. The sequence number module 208 provides a pool of sequence numbers.

5

Next, the distributor module 16 performs a packet data write operation. The packet data write operation involves reading the data packet from the packet memory 14, as indicated by path 209, and writing the data packet into the processor packet memory 302 as indicated by path 211 in Fig. 2.

10

The distributor module 16 next performs a packet statistics write operation. The packet statistics write operation involves writing a packet memory pointer and the sequence number into one of the registers 28, 30 in the ordering buffer 26 as also indicated by path 211. The packet statistics are also written into the processor packet memory 302 as indicated by paths 211 and 213. Next, the distributor module 16 en-queues the processor packet memory pointer into the scheduled pointer queue 304, as indicated by path 215 in Fig. 2.

15

20

Reference is made to Fig. 3, which depicts the operation of the collector module 20 (Fig. 1), and the packet statistics read, packet data read, and packet completion indication operations. In general terms, the collector module 20 copies the processed packet data out of the processor packet memory 302 and into the packet memory 14. The collector module 20 writes the packet pointer into the ordering buffer 26 at the address 28 set by the sequence number and the complete flag is also set in the register 30.

25

Referring to Fig. 3, the collector module 20 determines the packet processor 18 by reading the collection load balancing module 206, as indicated by path 221. The collector module 20 then de-queues a pointer for the processor packet memory 302 of the selected packet processor 18N, as indicated by path 223. The pointer is de-queued from the free pointer queue 306 in the selected packet processor 18N.

30

35

For the packet statistics read operation, the collector module 20 reads the packet memory pointer, the sequence number, and a DMA (Direct

Memory Access) command from the processor packet memory 302 as indicated by path 225 in Fig. 3.

For the packet data read operation, the collector module 20 transfers
5 the packet data from the processor packet memory 302 in the packet processor 18N to the packet memory 14, as indicated by paths 225 and 227 in Fig. 3.

For the packet completion indication operation, the collector module 20
10 first writes the packet memory pointer for the data packet into register 28 in the ordering buffer 26 which is indexed by the sequence number as indicated by path 229. The sequence number was assigned to the data packet (as described above for Fig. 2). Next, the collector module 20 en-queues the freed pointer for the processor packet memory 302 on the free pointer queue
15 306, as indicated by path 231.

Reference is next made to Fig. 4, which depicts the operation of the ordering module 22 (Fig. 1), and the packet egress ordering operation. As will be described in more detail, the ordering module 22 walks the ordering buffer
20 26 in sequence. The ordering module 22 en-queues a packet pointer onto the output queue 104 only if the complete flag has been set. Once a packet pointer is en-queued, the ordering module 22 clears the complete flag, releases the sequence number for use by another incoming packet and the complete flag for the next entry is tested. When the ordering module 22
25 completes the last entry in the ordering buffer 26, the ordering module 22 moves back to the first entry in the ordering buffer 26 and the process is repeated.

Referring to Fig. 4, the ordering module 22 first increments an internal
30 addressing counter and waits for the complete flag to be set in the register 30 in the ordering buffer 26, as indicated by path 241. Next, the ordering module 22 en-queues the pointer (i.e. the packet pointer) for the data packet on the output packet pointer queue 104, as indicated by path 243. The ordering module 22 also clear the complete flag in the register 30 of the ordering buffer
35 26. The ordering module 22 then returns the sequence number used for this

data packet to the sequence number module 208, as indicated by path 245 in Fig. 4.

5 The present invention may be embodied in other specific forms without departing from the spirit or essential characteristics thereof. Certain adaptations and modifications of the invention will be obvious to those skilled in the art. Therefore, the presently discussed embodiments are considered to be illustrative and not restrictive, the scope of the invention being indicated by the appended claims rather than the foregoing description, and all changes
10 which come within the meaning and range of equivalency of the claims are therefore intended to be embraced therein.

11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205

WHAT IS CLAIMED IS:

1. A system for processing multiple incoming packets of data and outgoing packets in a multi-processor data processing system, said system comprising:
 - (a) means for inputting each of said incoming data packets in a specific order and means for assigning an ordering pointer to each of said packets of data, said ordering pointers being stored in an ordering buffer;
 - (b) means for processing said incoming packets of data;
 - (c) means for setting a completion flag upon completion of processing of said associated incoming packet, and said completion flag being stored in said ordering buffer with the ordering pointer associated with said incoming packet;
 - (d) means for outputting said processed data packets after said associated completion flags have been set, said means for outputting being responsive to the ordering pointers associated with said incoming data packets so that said specific order of the incoming packets is maintained.
2. The system as claimed in claim 1, wherein said means for inputting each of said incoming data packets in a specific order includes means for assigning a plurality of sequence numbers defining a sequential order, and said incoming packets being assigned a sequence number in said sequential order according to the order of input from an incoming queue, and each of said sequence numbers providing an index to the location of the associated ordering pointer in said ordering buffer.
3. The system as claimed in claim 2, wherein said means for outputting said processed data packets includes means for en-queuing the processed data packets on an outgoing queue in order according to said sequence numbers in response to the completion flags being set for the processed data packets.
4. The system as claimed in claim 3, wherein said means for assigning a plurality of sequence numbers further includes means for recovering sequence numbers previously assigned to said processed data packets en-queued on said outgoing queue, and said recovered sequence numbers being made available for

assignment to other incoming data packets.

5. The system as claimed in claim 4, wherein said sequence numbers and said recovered sequence numbers comprise a pool of sequence numbers defining the locations of the ordering pointers for said ordering buffer.

6. A method for processing multiple incoming packets of data and outgoing packets in a multi-processor data processing system, said method comprising the steps of:

- (a) inputting each of said incoming data packets in a specific order and assigning an ordering pointer to each of said incoming data packets;
- (b) processing each of said incoming data packets;
- (c) setting a completion flag for each of said incoming data packets upon completion of processing of said associated incoming data packet;
- (d) outputting said processed incoming data packets after said associated completion flags have been set, said processed incoming data packets being outputted based on the ordering pointers associated with said incoming data packets so that said specific order is maintained.

7. The method as claimed in claim 6, wherein said step of inputting each of said incoming data packets in a specific order comprises assigning a sequence number to each of said incoming data packets, said sequence numbers defining a sequential order, and said incoming packets being assigned a sequence number according to the order of input, and each of said sequence numbers providing an index to the location of the associated ordering pointer in an ordering buffer.

8. The method as claimed in claim 7, wherein said step for outputting said processed incoming data packets comprises en-queuing the processed data packets on an outgoing queue in the order of said sequence numbers in response to the completion flags being set for the processed incoming data packets.

9. The method as claimed in claim 8, further including the step of recovering the sequence numbers previously assigned to the processed incoming data packets en-queued on said outgoing queue, and said recovered sequence numbers being made available for assignment to other incoming data packets.

10. A network processor for processing multiple incoming data packets and outgoing data packets in a data processing system, said network processor comprising:

- (a) an input component for inputting each of said incoming data packets in a specific order and a component for assigning an ordering pointer to each of said incoming data packets, and said ordering pointers being located in an ordering buffer;
- (b) a plurality of packet processor components for processing said inputted incoming data packets;
- (c) a component for setting a completion flag for each of said incoming data packets upon completion of processing of said incoming data packet;
- (d) an output component for outputting said processed incoming data packets after said associated completion flags have been set, said output component being responsive to the order in said ordering buffer of the ordering pointers associated with said incoming data packets so that said specific order of the incoming data packets is maintained.

11. The network processor as claimed in claim 10, wherein said input component for inputting each of said incoming data packets includes a component for assigning a plurality of sequence numbers defining a sequential order, and said incoming packets being assigned a sequence number in said sequential order according to the order of input from an incoming queue, and each of said sequence numbers providing an index to the location of the associated ordering pointer in said ordering buffer.

12. The network processor as claimed in claim 11, wherein said output component includes a component for en-queuing the processed data packets on an outgoing queue in the order of said sequence numbers in response to the

completion flags being set for the processed data packets.

13. The network processor as claimed in claim 12, wherein component for assigning a plurality of sequence numbers further includes a component for recovering sequence numbers previously assigned to said processed data packets en-queued on said outgoing queue, and said recovered sequence numbers being made available for assignment to other incoming data packets.

14. The network processor as claimed in claim 13, wherein said sequence numbers and said recovered sequence numbers comprise a pool of sequence numbers defining the locations of the ordering pointers for said ordering buffer.

12872RNUS02U

ABSTRACT

A method and system for packet ordering in a multi-processor data processing system. The multi-processor system comprises an input queue, packet memory for storing the data packets, a series of packet processors with on-chip memory, an output queue, and an ordering buffer. The ordering buffer is provided to maintain strict packet order in the multi-processor system, where the packets are buffered in on-chip memory, but are not necessarily processed in order. The ordering buffer holds a pointer and completion flag for each packet being processed or already processed but not released to the output queue. The ordering buffer allows the data packets to be read from the on-chip memory in the packet processors regardless of the order in which the data packets are processed. A processed data packet is released to the output queue in order once the processing of earlier packets is completed.




Fig. 1




FIG. 2




FIG. 3




FIG. 4

DECLARATION AND POWER OF ATTORNEY – ORIGINAL APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below beneath my name:

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which Letters Patent is sought on the invention entitled

METHOD AND APPARATUS FOR PACKET ORDERING IN A DATA PROCESSING SYSTEM

the specification of which
(check one)

 X is attached hereto
 was filed on as
Application S.N.
and was amended on

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by an amendment referred to above.

I acknowledge the duty to disclose to the Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Sec. 1.56.

I hereby claim foreign priority benefits under 35 U.S.C. § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or Inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s)

Priority Claimed

(Number)	(Country)	(Day/Month/Year Filed)	YES	NO
----------	-----------	------------------------	-----	----

(Number)	(Country)	(Day/Month/Year Filed)	YES	NO
----------	-----------	------------------------	-----	----

I hereby claim the benefit under 35 U.S.C. § 119(e) of any United States provisional application(s) listed below:

60/228,463	August 29, 2000
(Application Number)	(Filing Date)

(Application Number)	(Filing Date)
----------------------	---------------

I hereby claim the benefit under 35 U.S.C. § 120 of any United States application(s), or § 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 C.F.R. § 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application.

(Application Ser. No.)	(Filing Date)	(Status)
------------------------	---------------	----------

(patented,pending,abandoned)

(Application Ser. No.)	(Filing Date)	(Status)
------------------------	---------------	----------

(patented,pending,abandoned)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith:

Dinesh Agarwal, Reg. No. 31,809

SEND CORRESPONDENCE TO: Law Office - Dinesh Agarwal, P.C.
5350 Shawnee Road, Suite 330
Alexandria, VA 22312

DIRECT TELEPHONE CALLS TO Dinesh Agarwal (703) 642-9400

The undersigned hereby authorizes the U.S. attorney(s) or agent(s) named herein to accept and follow instructions from Ridout & Maybee as to any action to be taken in the Patent and Trademark Office regarding this application without direct communication between the U.S. attorney(s) or agent(s) and the undersigned. In the event of a change in the persons from whom instructions may be taken, the U.S. attorney(s) or agent(s) named herein will be so notified by the undersigned.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that the statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Full name of sole or first inventor: ROBERT D. ODEN

Inventor's signature _____ Date _____

Residence 1704 Oakborough Drive, Raleigh, North Carolina 27614

Citizenship U.S.

Post Office Address SAME AS ABOVE